Skip header navigation

University of Stirling



RIPL: A Parallel Image Processing Language for FPGAs

Stewart R, Duncan K, Michaelson G, Garcia P, Bhowmik D & Wallace A (2018) RIPL: A Parallel Image Processing Language for FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 11 (1), Art. No.: 7.

Specialized FPGA implementations can deliver higher performance and greater power efficiency than embedded CPU or GPU implementations for real-time image processing. Programming challenges limit their wider use, because the implementation of FPGA architectures at the register transfer level is time consuming and error prone. Existing software languages supported by high-level synthesis (HLS), although providing a productivity improvement, are too general purpose to generate efficient hardware without the use of hardware-specific code optimizations. Such optimizations leak hardware details into the abstractions that software languages are there to provide, and they require knowledge of FPGAs to generate efficient hardware, such as by using language pragmas to partition data structures across memory blocks. This article presents a thorough account of the Rathlin image processing language (RIPL), a high-level image processing domain-specific language for FPGAs. We motivate its design, based on higher-order algorithmic skeletons, with requirements from the image processing domain. RIPL’s skeletons suffice to elegantly describe image processing stencils, as well as recursive algorithms with nonlocal random access patterns. At its core, RIPL employs a dataflow intermediate representation. We give a formal account of the compilation scheme from RIPL skeletons to static and cyclostatic dataflow models to describe their data rates and static scheduling on FPGAs. RIPL compares favorably to the Vivado HLS OpenCV library and C++ compiled with Vivado HLS. RIPL achieves between 54 and 191 frames per second (FPS) at 100MHz for four synthetic benchmarks, faster than HLS OpenCV in three cases. Two real-world algorithms are implemented in RIPL: visual saliency and mean shift segmentation. For the visual saliency algorithm, RIPL achieves 71 FPS compared to optimized C++ at 28 FPS. RIPL is also concise, being 5x shorter than C++ and 111x shorter than an equivalent direct dataflow implementation. For mean shift segmentation, RIPL achieves 7 FPS compared to optimized C++ on 64 CPU cores at 1.1, and RIPL is 10x shorter than the direct dataflow FPGA implementation.

Computing methodologies; Image processing; Computer systems organization; Data flow architectures; Hardware; Reconfigurable logic and FPGAs; Software and its engineering; Domain specific languages

ACM Transactions on Reconfigurable Technology and Systems: Volume 11, Issue 1

Author(s)Stewart, Robert; Duncan, Kirsty; Michaelson, Greg; Garcia, Paulo; Bhowmik, Deepayan; Wallace, Andrew
FundersEngineering and Physical Sciences Research Council
Publication date31/03/2018
Publication date online14/03/2018
Date accepted by journal28/12/2017
PublisherAssociation for Computing Machinery (ACM)
Scroll back to the top